Texas Instruments MICROPROCESSOR TI SITARA Uživatelský manuál stáhnout pdf (Strana 10)

CORTEX A-8 : Highlights

• First ARMv7 instruction-set architecture

• Superscalar architecture delivers high performance

–

Advanced dynamic Branch prediction

–

Advanced dynamic Branch prediction

• 256 KB unified L2 cache

–

Dedicated, low

-

latency, high

-

BW interface to L1 cache

–

Dedicated, low

-

latency, high

-

BW interface to L1 cache

• Enhanced VFPv3

– Doubles number of double-precision registers

–

Adds new instructions to convert between fixed and floating point

–

Adds new instructions to convert between fixed and floating point

• Efficient Run Time Compilation Target

–

Jazelle

-

RCT: Target for Java. Memory footprint reduced up to 3x

–

Jazelle

-

RCT: Target for Java. Memory footprint reduced up to 3x

• Trust Zone

– Normal & Secure worlds have different memory views

10

1 2 ... 5 6 7 8 9 10 11 12 13 14 15 ... 42 43

Komentáře k této Příručce

Žádné komentáře